

Achieving 0.82 dB $NF_{\min}$ in High-Drain-Bias GaN HEMTs via Buffer and Field-Plate Engineering for High-Linearity LNA Applications

Wenbo Ye, Ziyang Wang, Haowei Zhang, Haolan Qu and Xinbo Zou, *Member, IEEE*

Abstract— In this letter, minimum noise figure ($NF_{\min}$) of GaN high-electron-mobility transistors (HEMTs) under high-drain bias ($V_{DS} > 20V$) is investigated and optimized for high-linearity low noise amplifier (LNA) applications. By employing a 1 μm Fe-doped GaN buffer and a non-overlapping source field plate (SFP), the device achieves a $NF_{\min}$ of 0.82 dB at 3 GHz and a V_{DS} of 24 V, while delivering an associated gain (G_a) of 16.61 dB and an output third-order intercept point (OIP3) of 31.8 dBm. Experimental comparison and a physics-based noise model identify the sharp increase in gate leakage current (I_g) as the dominant cause of $NF_{\min}$ degradation under high V_{DS} , and confirm its suppression using 1 μm Fe-doped buffer scheme. Moreover, a non-overlapping SFP suppresses the device's thermal noise by lowering the intrinsic resistances (R_i , R_{gd}). This work provides a novel design optimization strategy for high-bias, low-noise GaN HEMTs tailored for high-linearity LNA applications.

Index Terms—Buffer, gate leakage current, GaN HEMT, high drain bias, noise figure, source field plate.

I. INTRODUCTION

Low noise amplifiers (LNAs) demanding low noise figure, high linearity, and robustness are increasingly implemented using gallium nitride high-electron-mobility transistors (GaN HEMTs) due to III-N's superior material properties [1], [2], [3]. To improve noise performance, various approaches have been explored in GaN HEMTs, including n⁺-GaN source/drain, gate scaling, damage-free etching and thin barrier [4], [5], [6]. However, most existing studies on GaN HEMT noise performance have focused on operation at relatively low drain-source voltage ($V_{DS} < 6V$), a regime that typically degrades device linearity due to relatively large gate-drain capacitance (C_{gd}). In contrast, increasing V_{DS} may enhance linearity via reduction of C_{gd} [7]. In modern communication systems, high linearity is essentially required in LNAs to withstand high-power signal jamming [8], [9]. Therefore, many GaN LNA monolithic microwave integrated

circuits (MMICs) are designed to operate transistors at elevated bias voltages to achieve high linearity [10], [11], [12]. Kobayashi et al. demonstrated a cascode feedback amplifier achieving an output third-order intercept point (OIP3) of 51.9 dBm, and a noise figure of 3 dB at 2 GHz, with each transistor biased at 20 V [10]. Nevertheless, it is a challenge to achieve a low noise figure under high-bias conditions required for high linearity [13], [14]. For instance, it is observed that the $NF_{\min}$ of a GaN HEMT at 8 GHz increases from 0.93 dB to 1.75 dB as V_{DS} rises from 4 V to 24 V [13]. This degradation in noise performance at high bias is likely caused by increased gate leakage and enhanced self-heating effect [15], [16]. Thus, buffer engineering and field plate technologies, typically developed to improve high-power RF performance of GaN HEMTs, are expected to achieve low noise, particularly under high-bias conditions. Key techniques include (semi-)insulating GaN buffer and source field plate, to minimize leakage current and smoothen the electric field distribution, respectively [17], [18], [19], [20], [21]. However, their specific impacts on the $NF_{\min}$ remain largely unexplored.

In this letter, four devices were comparatively studied to investigate impacts of buffer engineering and field plate technologies on noise performance under high bias. Experimental results demonstrate that the device utilizing a 1 μm Fe-doped buffer and a non-overlapping source field plate maintains excellent noise figure and achieves high linearity at 24 V.

II. EXPERIMENTAL

Devices were fabricated on 6-inch SiC substrates with an epitaxial structure comprising a GaN buffer/channel layer, a 1 nm AlN interlayer, a 20 nm $Al_{0.23}Ga_{0.77}N$ barrier, and a 2 nm GaN cap, as shown in Fig. 1. Devices I and III feature a 0.5 μm unintentionally doped (UID) buffer, while Devices II and IV incorporate a 1 μm Fe-doped buffer with a peak Fe concentration of approximately $1 \times 10^{19} \text{ cm}^{-3}$. Hall measurements yielded a 2DEG sheet density of $8 \times 10^{12} \text{ cm}^{-2}$ and a mobility of $2100 \text{ cm}^2/V \cdot s$.

Device fabrication commenced with source/drain Si⁺ ion implantation. A 100 nm LPCVD SiN layer was deposited prior to source/drain metallization as an annealing sacrificial layer. Ohmic contacts (Ti/Pt/Au) yielded a contact resistance of 0.18 $\Omega \cdot mm$ and a sheet resistance of 400 Ω/sq , as measured by TLM. A Pt-based T-gate was formed by e-beam evaporation. The resulting structure features gate-head overhangs of approximately 0.4 μm on the drain side and 0.25 μm on the

Wenbo Ye, Ziyang Wang, Haowei Zhang, Haolan Qu, and Xinbo Zou are with School of Information Science and Technology (SIST) and Research Center of Energy Efficient and Custom AI IC, ShanghaiTech University, Shanghai 201210, China. (e-mail: zouxbo@shanghaitech.edu.cn). This work was supported by National Natural Science Foundation of China (Grant No. 52131303). The authors acknowledge technical support of SMDL and Core Facility Platform of Electronics.




Fig. 1. Schematic of the GaN HEMT structure with buffer and field plate engineering.




Fig. 2. Characteristics of Devices I-IV: (a) transfer curves, (b) output curves, (c) on-state gate leakage current (I_G), and (d) bias-dependent minimum noise figure ($NF_{\min}$) of Device I.

source side. The thicknesses of the first and second PECVD SiN passivation layers are 100 nm and 220 nm, respectively. A 700 nm-thick Ti/Pt/Au metal was deposited as the field plate, which was connected to the source pad.

All devices feature a $0.4 \mu\text{m}$ L_g , $1 \mu\text{m}$ L_{gs} , $3.2 \mu\text{m}$ L_{gd} , and a $2 \times 300 \mu\text{m}$ W_g . Devices I and II both employ a $1.5 \mu\text{m}$ overlapping SFP, including a $0.5 \mu\text{m}$ overlap with the gate metal. Devices III and IV utilize a $1.0 \mu\text{m}$ non-overlapping SFP with a $0.35 \mu\text{m}$ distance from the gate metal.

III. RESULTS AND DISCUSSION

Fig. 2(a) presents the transfer characteristics of Devices I-IV, which show high similarity with a common threshold voltage of ~ -3.2 V, a drain current of ~ 710 mA/mm at $V_{GS} = 0$ V, and a peak transconductance of 253 mS/mm at $V_{DS} = 24$ V. As depicted in Fig. 2(b), Devices I and III, incorporating a $0.5 \mu\text{m}$ UID buffer, exhibit a more pronounced kink effect in their output characteristics compared to Devices II and IV with a $1 \mu\text{m}$ Fe-doped buffer. Furthermore, Fig. 2(c) reveals that Devices I and III suffer from a more severe increase in on-state gate leakage (I_G) as V_{DS} increases. Specifically, at $V_{GS} = 0$ V, the I_G of these devices rises by six orders of magnitude as V_{DS} is increased to 24 V. Conversely, the I_G is suppressed by two orders of magnitude in Devices II and IV, which could be attributed to the incorporation of a $1 \mu\text{m}$ Fe-doped buffer layer. By employing $1 \mu\text{m}$ Fe-doped buffer, the reduced gate leakage under high bias could be attributed to the increased buffer resistivity and improved crystalline quality, including the reduction of dislocation density [18], [22], [23], [24].




Fig. 3. (a) $NF_{\min}$ and (b) associated gain (G_a) vs. V_{DS} at fixed I_D for Devices I-IV. (c) f_T and $f_{\max}$ ($V_{DS} = 24$ V, $I_D = 150$ mA/mm) for Devices I-IV. (d) OIP3 vs. V_{DS} for Device IV. (e) Frequency dependence of $NF_{\min}$ and the corresponding fitting curves for Devices I-IV.

The minimum noise figure ($NF_{\min}$) was measured using the Y-factor method [25]. As illustrated in Fig. 2(d), the $NF_{\min}$ of Device I increases with increasing I_D and V_{DS} . Specifically, at an I_D of 150 mA/mm, the $NF_{\min}$ increases from 1.03 dB to 1.59 dB as V_{DS} is raised from 8 V to 24 V. As shown in Fig. 3(a), a comparison between Devices I and II, as well as Devices III and IV, reveals that employing a $1 \mu\text{m}$ Fe-doped buffer can reduce the $NF_{\min}$, particularly under high bias conditions. Specifically, Device III exhibits an $NF_{\min}$ of 1.51 dB, whereas Device IV shows a value of 0.82 dB at 24 V. Furthermore, comparing Devices I and III, as well as Devices II and IV, demonstrates that reducing the overlap of the SFP can decrease the $NF_{\min}$. Device II exhibits an $NF_{\min}$ of 1.03 dB, whereas Device IV shows a value of 0.82 dB at 24 V. Fig. 3(b) shows that the G_a of Devices III and IV is slightly lower than that of Devices I and II, which is attributed to the decreased reverse isolation caused by the non-overlapping SFP. Fig. 3(c) shows that Devices III and IV, featuring a non-overlapping SFP, achieve a higher f_T . Specifically, Device IV exhibits an f_T of 22.5 GHz and an $f_{\max}$ of 25.7 GHz. Fig. 3(d) shows that the OIP3 of Device IV increases from 27.9 dBm to 31.8 dBm as V_{DS} increases from 8 V to 24 V. Notably, Device IV achieves a substantial 3.9 dB improvement in OIP3 as V_{DS} increases from 8 V to 24 V, with a negligible $NF_{\min}$ penalty of only 0.1 dB (Fig. 3(a)). Fig. 3(e) compares the frequency dependence of $NF_{\min}$ and the corresponding fitting curves for Devices I-IV. As the frequency increases from 3 GHz to 7 GHz, the $NF_{\min}$ of Device IV rises from 0.82 dB to 1.76 dB. Dambrine's method [26] was used to extract the model parameters [Fig. 4(a)] while Fig. 4(b) shows great agreement




Fig. 4. (a) Small-signal noise equivalent circuit model. (b) Measured and simulated S-parameters from 100 MHz to 10 GHz at 150 mA/mm, 24V with S_{21} scaled by 1/15.




Fig. 5. (a) Noise current power spectral density ($S_{ig}(f)/S_{id}(f)$) extracted from the fitting curves for Devices I-IV. Comparison of Devices II and IV with different field plates in terms of (b) electric field and (c) temperature.

TABLE I
PARTIAL MODEL ELEMENTS OF DEVICES I-IV

Device	C_{pg} (fF)	C_{gd} (fF)	C_{gs} (pF)	R_i (Ω)	R_{gd} (Ω)	R_{ds} (Ω)	g_{mi} (mS)	τ (pS)
I	178	48.5	1.05	0.89	51.7	421	157	1.70
II	180	50.7	1.07	0.72	54.3	434	165	1.67
III	20.8	74.7	0.99	0.30	29.1	415	158	1.72
IV	24.3	68.1	1.02	0.35	32.0	418	166	1.71

TABLE II
COMPARISON OF NOISE FIGURES OF GAN DEVICES

Param.	[4]	[5]	[30]	[31]	[13]	[14]	This work
L_g (μ m)	0.05	0.12	0.05	0.25	0.25	0.25	0.4
L_{sd} (μ m)	0.2	N/A	1.1	5.05	N/A	2.4	4.6
f_T (GHz)	230	95	170	43	N/A	38.9	22.3
V_{DS} (V)	3	5	3	6	24	20	24
I_D (mA/mm)	N/A	250	73	300	54	70	150
Freq. (GHz)	30	30	30	3	8	8	3
G_a (dB)	8.5	7.7	12	17.5	N/A	N/A	16.61
$NF_{\min}$ (dB)	0.8	1.3	0.5	1	1.75	0.28	0.82

Note: Column of "This work" presents the data extracted from Device IV.

between the simulated and measured S-parameters and noise correlation matrix (C_A) was used to calculate the noise current sources [27]. As shown in Fig. 5(a), the gate (i_{ng}) and drain (i_{nd}) noise current sources represent thermal plus gate shot noise and channel thermal noise, respectively.

Table I lists the extracted small-signal model parameters for Devices I-IV, biased at $I_D = 150$ mA/mm and $V_{DS} = 24$ V. Devices I and II exhibit comparable extracted resistances (R_i , R_{gd} , R_{ds}), indicating comparable thermal noise [28]. Consequently, their drain noise current power spectral densities ($S_{id}(f)$) are very close, as shown in Fig. 5(a). As V_{DS} increases from 8 V to 24 V, the $S_{id}(f)$ of Device I gradually decreases from 2.9×10^{-21} A²/Hz to 2.1×10^{-21} A²/Hz, owing to the corresponding increase in the drain-source resistance (R_{ds}) from 142 Ω to 421 Ω [28]. Device II exhibits a similar trend. However, the I_G , which is positively correlated with gate flicker

noise, remains suppressed below 10^{-4} mA/mm in Device II as V_{DS} increases to 24 V, whereas that of Device I increases sharply to approximately 10^{-2} mA/mm. This drastic increase directly induces a much faster rise in the gate noise current power spectral density ($S_{ig}(f)$) of Device I, which is the primary cause of $NF_{\min}$ degradation under high bias. A parallel trend is observed in the comparison between Device III and Device IV.

Compared to Device II with the overlapping SFP, Device IV featuring the non-overlapping SFP exhibits significant improvements in extracted model parameters. Specifically, the intrinsic resistance (R_i) and gate-drain resistance (R_{gd}) decrease from 0.72 Ω to 0.35 Ω and from 54.3 Ω to 32.0 Ω , respectively. As demonstrated by the TCAD simulations in Fig. 5(b) and (c), the non-overlapping SFP shifts the peak electric field toward the drain terminal and reduces the electric field strength in the gate region, thereby mitigating self-heating and reducing the channel temperature beneath the gate. This thermal relief weakens carrier scattering and enhances conductivity, which accounts for the reduced R_i and R_{gd} [29]. Consequently, this mechanism effectively suppresses the $S_{id}(f)$ of Device III and Device IV, thereby achieving a lower $NF_{\min}$. Concurrently, the non-overlapping SFP reduces the field plate-to-gate metal overlap, significantly lowering the gate-source coupling capacitance (C_{pg}) as detailed in Table I. This improves the f_T of Device III and Device IV (Fig. 3(c)). Nevertheless, the associated slight increase in gate-drain capacitance (C_{gd}) degrades reverse isolation, leading to a minor reduction in gain for these devices (Fig. 3(b)).

Table II compares the noise figures of state-of-the-art GaN devices. While Ref. [4] leverages ultra-short gate lengths ($L_g = 50$ nm) to achieve minimal noise figure at high frequencies (>30 GHz), such scaling inherently compromises high-voltage reliability, restricting these devices to low-voltage operation and limiting their utility in high-linearity LNAs. In contrast, our device demonstrates robust operation at 24 V, delivering an excellent $NF_{\min}$ of 0.82 dB at 3GHz. With high-voltage and low noise performance, it enables sub-6 GHz high-linearity LNAs and shared-bias integration with GaN PAs. Notably, despite employing a larger L_g than Ref. [31], our work achieves a lower $NF_{\min}$ at 3GHz under high bias conditions. Furthermore, compared to Ref. [13] under the same 24 V bias, although our device operates at a higher current density, extrapolation of the noise fitting curves predicts a comparable $NF_{\min}$ at 8 GHz. These improvements are primarily attributed to the synergistic optimization of the buffer and field-plate engineering, which effectively suppresses noise figure and ensures high-linearity at high drain bias.

IV. CONCLUSION

To summarize, the implementation of a 1 μ m Fe-doped buffer combined with a non-overlapping SFP significantly reduced the $NF_{\min}$ from 1.59 dB to 0.82 dB at $V_{DS} = 24$ V. The observed $NF_{\min}$ reduction was associated with a reduction in I_G achieved via the 1 μ m Fe-doped buffer, a correlation validated by a physics-based noise model. Additionally, the non-overlapping SFP suppresses thermal noise by lowering R_i and R_{gd} , although it slightly reduces gain. This work offers a novel design strategy for implementing high-bias, low-noise GaN HEMTs in high-linearity LNA applications.

REFERENCES

- [1] J. Yang, B. Chatterjee, M. A. Khater, M. Thorsell, S. E. Gunnarsson, and S. Sen, "Orthogonal Filter Frequency Followed by LNA Linearity Tuning for Efficient Instinctual GaN Receiver Front-End," *IEEE Trans. Circuits Syst. I: Regular Papers*, vol. 70, no. 11, pp. 4406-4417, Nov. 2023, doi: 10.1109/TCSI.2023.3303778.
- [2] S. Zafar, B. Cankaya Akoglu, E. Aras, D. Yilmaz, M. I. Nawaz, A. Kashif, and E. Ozbay, "Design and robustness improvement of high-performance LNA using 0.15 μ m GaN technology for X-band applications," *Int. J. Circuit Theory Appl.*, vol. 50, no. 7, pp. 2305-2319, 2022, doi: 10.1002/cta.3286.
- [3] X. Tong, R. Wang, S. Zhang, J. Xu, P. Zheng, and F.-X. Chen, "Degradation of Ka-Band GaN LNA Under High-Input Power Stress: Experimental and Theoretical Insights," *IEEE Trans. Electron Devices*, vol. 66, no. 12, pp. 5091-5096, Dec. 2019, doi: 10.1109/TED.2019.2947311.
- [4] Y. Zhang, J. He, C. Mi, X. Wu, S. Xie, Z. Cheng, and L. Zhang, "50 NM GaN HEMTs Technology with High Frequency, Low Noise, and High JFoM," in *2025 9th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)*, Mar. 2025, pp. 1-3, doi: 10.1109/EDTM61175.2025.11040783.
- [5] G. Gao, Z. Liu, L. Hao, H. Du, W. Xing, H. Zhou, W. Zhang, X. Li, J. Zhang, and Y. Hao, "InAlN/GaN MISHEMTs With 120 nm T-Shape Recessed Gates on Silicon With Excellent mm-Wave Noise Performance," *IEEE Microw. Wirel. Technol. Lett.*, vol. 34, no. 4, pp. 399-402, Apr. 2024, doi: 10.1109/LMWT.2024.3353773.
- [6] Y.-K. Lin, S. Noda, C.-C. Huang, H.-C. Lo, C.-H. Wu, Q. H. Luc, P.-C. Chang, H.-T. Hsu, S. Samukawa, and E. Y. Chang, "High-Performance GaN MOSHEMTs Fabricated With ALD Al_2O_3 Dielectric and NBE Gate Recess Technology for High Frequency Power Applications," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 771-774, June 2017, doi: 10.1109/LED.2017.2696569.
- [7] D. W. Runtton, B. Trabert, J. B. Shealy, and R. Vetry, "History of GaN: High-Power RF Gallium Nitride (GaN) from Infancy to Manufacturable Process and Beyond," *IEEE Microwave*, vol. 14, no. 3, pp. 82-93, May 2013, doi: 10.1109/MMM.2013.2240853.
- [8] M. Sato, Y. Niida, Y. Kamada, S. Ozaki, T. Ohki, K. Makiyama, N. Okamoto, and K. Joshin, "Q-Band InAlGa/GaN LNA using current reuse topology," in *2016 IEEE MTT-S International Microwave Symposium (IMS)*, May 2016, pp. 1-4, doi: 10.1109/MWSYM.2016.7540307.
- [9] K. W. Kobayashi, Y. Chen, I. Smorchkova, R. Tsai, M. Wojtowicz, and A. Oki, "A 2 Watt, Sub-dB Noise Figure GaN MMIC LNA-PA Amplifier with Multi-octave Bandwidth from 0.2-8 GHz," in *2007 IEEE/MTT-S International Microwave Symposium*, June 2007, pp. 619-622, doi: 10.1109/MWSYM.2007.379977.
- [10] K. W. Kobayashi, "An 8-W 250-MHz to 3-GHz Decade-Bandwidth Low-Noise GaN MMIC Feedback Amplifier With > +51-dBm OIP3," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2316-2326, Oct. 2012, doi: 10.1109/JSSC.2012.2204929.
- [11] S. Masuda, M. Yamada, Y. Kamada, T. Ohki, K. Makiyama, N. Okamoto, K. Imanishi, T. Kikkawa, and H. Shigematsu, "GaN single-chip transceiver frontend MMIC for X-band applications," in *2012 IEEE/MTT-S International Microwave Symposium Digest*, June 2012, pp. 1-3, doi: 10.1109/MWSYM.2012.6259470.
- [12] A. M. Bassal and A. H. Jarndal, "GaN low noise amplifier design for WiMax applications," in *2016 16th Mediterranean Microwave Symposium (MMS)*, Nov. 2016, pp. 1-4, doi: 10.1109/MMS.2016.7803857.
- [13] P. Lei, P. Yan, L. Xinyu, W. Liang, and L. Jian, "Noise performance in AlGaIn/GaN HEMTs under high drain bias," *J. Semicond.*, vol. 30, no. 8, p. 084004, Aug. 2009, doi: 10.1088/1674-4926/30/8/084004.
- [14] X. Liu, S. Zhang, K. Wei, J. Guo, X. He, Y. Zhang, H. Yin, S. Huang, X. Chen, Y. Zheng, X. Wang, S. Ouyang, and Y. Li, "0.18 dB Low-Noise Figure at 10 GHz for GaN MIS-HEMT With Plasma-Enhanced Atomic Layer Deposition SiN Layer," *IEEE Electron Device Lett.*, vol. 44, no. 7, pp. 1080-1083, July 2023, doi: 10.1109/LED.2023.3282621.
- [15] J. Zhou, H. Guo, H. Du, Y. Zhang, H. Qu, W. Huang, J. Zhou, Z. Xiao, and X. Zou, "RF p-GaN HEMT With 0.9-dB Noise Figure and 12.8-dB Associated Gain for LNA Applications," *IEEE Electron Device Lett.*, vol. 44, no. 9, pp. 1412-1415, Sept. 2023, doi: 10.1109/LED.2023.3294696.
- [16] C. Sanabria, A. Chakraborty, Hongtao Xu, M. J. Rodwell, U. K. Mishra, and R. A. York, "The effect of gate leakage on the noise figure of AlGaIn/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 27, no. 1, pp. 19-21, Jan. 2006, doi: 10.1109/LED.2005.860889.
- [17] M. J. Uren, K. J. Nash, R. S. Balmer, T. Martin, E. Morvan, N. Caillas, S. L. Delage, D. Ducatteau, B. Grimberty, and J. C. De Jaeger, "Punch-through in short-channel AlGaIn/GaN HFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 2, pp. 395-398, Feb. 2006, doi: 10.1109/TED.2005.862702.
- [18] Hou-Yu-Wang, Kai-Di-Mai, L.-Y. Peng, Y.-H. Cheng, and H.-C. Chiu, "Effects of the Fe-doped GaN buffer in AlGaIn/GaN HEMTs on SiC substrate," in *2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, June 2015, pp. 645-648, doi: 10.1109/EDSSC.2015.7285198.
- [19] U. K. Mishra, Shen Likun, T. E. Kazior, and Yi-Feng Wu, "GaN-Based RF Power Devices and Amplifiers," *Proc. IEEE*, vol. 96, no. 2, pp. 287-305, Feb. 2008, doi: 10.1109/JPROC.2007.911060.
- [20] Y. Ando, A. Wakejima, Y. Okamoto, T. Nakayama, K. Ota, K. Yamanoguchi, Y. Murase, K. Kasahara, K. Matsunaga, T. Inoue, and H. Miyamoto, "Novel AlGaIn/GaN dual-field-plate FET with high gain, increased linearity and stability," in *IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest.*, Dec. 2005, pp. 576-579, doi: 10.1109/IEDM.2005.1609412.
- [21] F. Jia, X. Ma, L. Yang, B. Hou, M. Zhang, Q. Zhu, M. Wu, M. Mi, J. Zhu, S. Liu, and Y. Hao, "The Influence of Fe Doping Tail in Unintentionally Doped GaN Layer on DC and RF Performance of AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 68, no. 12, pp. 6069-6075, Dec. 2021, doi: 10.1109/TED.2021.3123113.
- [22] I. B. Rowena, S. L. Selvaraj, and T. Egawa, "Buffer Thickness Contribution to Suppress Vertical Leakage Current With High Breakdown Field (2.3 MV/cm) for GaN on Si," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1534-1536, Nov. 2011, doi: 10.1109/LED.2011.2166052.
- [23] A. Hinoki, J. Kikawa, T. Yamada, T. Tsuchiya, S. Kamiya, M. Kurouchi, K. Kosaka, T. Araki, A. Suzuki, and Y. Nanishi, "Effects of Traps Formed by Threading Dislocations on Off-State Breakdown Characteristics in GaN Buffer Layer in AlGaIn/GaN Heterostructure Field-Effect Transistors," *Appl. Phys. Express*, vol. 1, no. 1, p. 011103, Jan. 2008, doi: 10.1143/APEX.1.011103.
- [24] Z. Bougrioua, M. Azize, A. Jimenez, A. -F. Braña, P. Lorenzini, B. Beaumont, E. Muñoz, and P. Gibart, "Fe doping for making resistive GaN layers with low dislocation density; consequence on HEMTs," *phys. stat. sol. (c)*, vol. 2, no. 7, pp. 2424-2428, May 2005, doi: 10.1002/pssc.200461588.
- [25] W. Ye, J. Zhou, H. Gao, H. Guo, Y. Gu, and X. Zou, "1.48-dB-Noise Figure E-Mode Recessed-Gate GaN MOSHEMT by Argon-Based Neutral Beam Etching for LNA Applications," *IEEE Trans. Electron Devices*, vol. 72, no. 3, pp. 1035-1040, Mar. 2025, doi: 10.1109/TED.2025.3534157.
- [26] G. Dambrine, A. Cappy, F. Heliodore, and E. Playez, "A new method for determining the FET small-signal equivalent circuit," *IEEE Trans. Microw. Theory Techn.*, vol. 36, no. 7, pp. 1151-1159, July 1988, doi: 10.1109/22.3650.
- [27] A. Jamdal, A. Hussein, G. Crupi, and A. Caddemi, "Reliable noise modeling of GaN HEMTs for designing low-noise amplifiers," *Int. J. Numer. Model.: Electronic Networks, Devices and Fields*, vol. 33, no. 3, p. e2585, 2020, doi: 10.1002/jnm.2585.
- [28] A. Van Der Ziel, "Noise in solid-state devices and lasers," *Proc. IEEE*, vol. 58, no. 8, pp. 1178-1206, 1970, doi: 10.1109/PROC.1970.7896.
- [29] Chanchal, A. Malik, K. Sehra, R. Laishram, R. M. Nair, M. Mishra, D. S. Rawal, and M. Saxena, "Physical insights into the reliability of sunken source connected field plate GaN HEMTs for mm-wave applications," *Microelectron. Reliab.*, vol. 148, p. 115170, Sept. 2023, doi: 10.1016/j.microrel.2023.115170.
- [30] J.-S. Moon, J. Wong, B. Grabar, M. Antcliffe, P. Chen, E. Arkun, I. Khalaf, A. Corrión, J. Chappell, N. Venkatesan, and P. Fay, "360 GHz f_{max} Graded-Channel AlGaIn/GaN HEMTs for mmW Low-Noise Applications," *IEEE Electron Device Lett.*, vol. 41, no. 8, pp. 1173-1176, Aug. 2020, doi: 10.1109/LED.2020.3005337.
- [31] Z. H. Liu, G. I. Ng, S. Arulkumar, Y. K. T. Maung, K. L. Teo, S. C. Foo, V. Sahnuganathan, T. Xu, and C. H. Lee, "High Microwave-Noise Performance of AlGaIn/GaN MISHEMTs on Silicon With Al_2O_3 Gate Insulator Grown by ALD," *IEEE Electron Device Lett.*, vol. 31, no. 2, pp. 96-98, Feb. 2010, doi: 10.1109/LED.2009.2036135.